# GRAPHENE FET DEVICE FABRICATION USING DIRECT WRITE LITHOGRAPHY

KATHY THACH, ALEX JACOBSON, LESTER LAMPERT, JUN JIAO



#### OVERVIEW

- I. Current Challenges with Computer Processors
- II. Graphene
  - I. Electronic quality
  - II. production
- III. FET Devices
- IV. Direct-Write Lithography
  - I. photolithography
- V. Summary and Acknowledgments



Device

#### MOORE'S LAW: A REAL LIMIT?

- Moore's Law: number of transistor in a processor will double every two years
- Problematic because current materials in transistors become unreliable if they are scaled down any further
- Nano-size copper interconnects lose conductance and overheats
- Semiconductor companies require a new material that is reliable and conductive at the nano-scale, which can be used for transistors and interconnects

#### GRAPHENE

- 2-D honey-comb lattice carbon atoms<sup>2</sup>
- Zero-gap semiconductor
- Thin and strong, absorbs little light
- Can be cut down into true nm-size
- Popular because of its high electronic quality4, 1,6



### ELECTRONIC QUALITY OF GRAPHENE

- Ballistic transport at submicron level
- High mean free path<sub>2,4</sub>
- Immune to electro-migration
  - Electrons will not scatter when traveling on graphene

#### **GRAPHENE GROWTH**

Chemical Vapor Deposition

- Copper catalyst: physical vapor deposition
- Methane and hydrogen gas ratio
- Grown graphene is transferred to substrate using wet chemistry methods



Cold Wall Furnace



#### **Graphene Transfer Process**





Copper etching using FeCl<sub>3</sub>: PMMA is hydrophobic and rises to top of solution with graphene



#### FET DEVICES

- Field Effect Transistors controls the flow of electrons from source to drain
- Can control conductivity of a semiconductor





Slide 10

**KT2** Kathy Thach, 8/14/2014

### DIRECT-WRITE LITHOGRAPHY

- DWL is done using a modulated laser that exposes a photoresist-coated silicon wafer
  - Negative SU-8 photoresist
- Pattern is created in Paint or Autocad and info is put into Lab View Program
- Basic Procedures: focus on sample, collect a sample plane, start patterning

#### **BASIC PROCEDURES**



Silicon Wafer is coated with SU-8 and is soft-baked at 95 C  $\,$ 



Laser exposure



Post-exposure bake and development

#### TEST PATTERNING

- Settings
  - Velocity
  - Resolution
  - Modulator
  - Purpose of tests: determine the best settings for devices
- Tests done on wafer combining a variety of resolution and velocities



Res.: 5 microns Vel.: 2 rpm



Res.: I microns Vel.: 2 rpm

- Variety of tests were done to analyze the effects of each variable
- Trial I and 2 showed a smaller step size created better patter
- Trials 3 and 4 showed a lower velocity is best (.05-1 rpm)
- Trials 5 and 6 showed that a velocity closer to 0.50 works best, laser intensity primarily does not effect pattern
- Approximately 100 trials were using a combination of these settings

Trial #	Wafer #	Resolutions (um)	Velocities x & y (rpm)	Modulator Setting
I	1	20,10,5,1	0.05	1
2	2	20, 10, 5, 1	0.10	1
3	3	5, I	7-10	1
4	4	5, I	1-6	1
5	5	1	.05-1	3
6	6	1	.05-1	I

Test Patterning Matrix

### HIGH SPEED LASER SHUTTER

- Shutter is made from a recycled harddrive
- Mechanics already available: voice coil controls pivot arm<sup>3</sup>
- Controlling amount of current that goes through voice coil and limiting swing length is crucial for a long-lasting shutter



Hard Drive



Laser shutter version I



Laser Shutter Version 3

Slide 16

**KT1** Kathy Thach, 8/6/2014



Pattern without laser shutter



Pattern with laser shutter





Stage 2

#### **DEVICE FABRICATION**

- Devices will be fabricated out of graphene
- Graphene will be coated with resist, patterned, then remaining graphene will be removed using
  Oxygen plasma





**Device Mask** 



Graphene FET Device

#### **REFERENCES & PHOTO CREDITS**

- Bachman, Mark. "RCA-1 Silicon Wafer Cleaning." January 1, 1999. Accessed August 7, 2014. <u>http://www.inrf.uci.edu/wordpress/wp-content/uploads/sop-wet-silicon-rca-l.pdf.</u>
- 2. Banerjee, Kaustav. "Modeling, Analysis, and Design of Graphene Nano-Ribbon Interconnects." IEEE Transactions on Electron Devices 56 (2009): 1567-1578.
- 3. Hofmann, Stephan. "The Parameter Space of Graphene Chemical Vapor Deposition on Polycrystalline Cu." The Journal of Physical Chemistry C (2012): 22492-22501
- 4. "Laser shutter." Laser shutter. http://optics.ph.unimelb.edu.au/atomopt/shutter/shutter.html (accessed July 24, 2014).
- 5. Novoselov, K. S.. "The Rise Of Graphene." Nature Materials : 183-191.
- 6. Richter, Curt A.. "Toward Clean and Crackless Transfer of Graphene." ACS Nano 5 (2011): 9144-9153.
- 7. Ross, Caroline A.. "Sub-10 nm Graphene Nanoribbon Array Field-Effect Transistors Fabricated by Block Copolymer Lithography." Advanced Materials (2013): 4723-4728.
- "SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000.5, SU-8 2002, SU-8 2005, SU-8 2007, SU-8 2010 and SU-8 2015." MicroChem. Accessed August 7, 2014.
- Wong, H.-S. Philip. "Fully Integrated Graphene and Carbon Nanotube Interconnects for Gigahertz High-Speed CMOS Electronics." IEEE Transactions on Electron Devices 57 (2010): 3137-3143.
- 10. https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRNtKb4EmcRZTkvLD7Cc\_eQr5NtFXt7pLAVyy11pPZ\_FIIJTwcNcw

### ACKNOWLEDGMENTS

- Alex Jacobson, Lester Lampert
- Dr. Jun Jiao, Dr. Sanchez
- REU coordinator: Meghan Corwin
- PSU and PSU's REU program
- Saturday Academy's ASE program
- NSF





## Thank You for listening Questions?